https://www.pcb.maojet.com.tw/wp-content/uploads/2025/01/DDR5-CUDIMM.png
140
376
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2025-01-24 10:43:002025-01-24 10:49:35DDR5 UDIMM 至 Clock Buffered DIMMs (CUDIMM) 的演進
https://www.pcb.maojet.com.tw/wp-content/uploads/2024/12/1-1.png
336
523
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-12-20 16:19:582024-12-20 16:19:58Allegro 如何設定零件距離(DFA)檢查 (1) - 如何對 Library 自動生成 DFA_Bound
https://www.pcb.maojet.com.tw/wp-content/uploads/2024/12/12.png
319
554
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-12-20 15:55:502024-12-20 15:55:50Allegro 如何重用之前的視窗環境設定
https://www.pcb.maojet.com.tw/wp-content/uploads/2024/11/5-1.png
315
692
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-11-29 17:22:252024-11-29 17:22:25Allegro Rout Keepout允許特定Nets在區域中走線且不出現DRC的設定過程
https://www.pcb.maojet.com.tw/wp-content/uploads/2024/11/4-1.png
289
692
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-11-29 17:07:312024-11-29 17:07:31Allegro 如何將零歐姆電阻放到內層
https://www.pcb.maojet.com.tw/wp-content/uploads/2024/11/5.jpg
281
554
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-11-25 17:29:142024-11-25 17:29:14如何用極座標方式在大孔周圍平均設定8個小孔
https://www.pcb.maojet.com.tw/wp-content/uploads/2024/05/1.png
502
992
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-05-22 14:29:112024-05-30 18:36:34Allegro 如何針對已走對線變更線寬與間距
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/11/1.jpg
455
715
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-04-29 14:54:062024-05-30 18:36:59Allegro 如何快速將同類型的DRCs設為忽略狀態(Waived)
https://www.pcb.maojet.com.tw/wp-content/uploads/2024/03/1.png
432
392
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-03-19 14:20:022024-05-30 18:36:34Allegro 設定了 Signal Model 但沒有生成 Xnet 的解決方法
https://www.pcb.maojet.com.tw/wp-content/uploads/2024/02/2.png
806
953
poweruser
https://www.pcb.maojet.com.tw/wp-content/uploads/2022/02/23417825dc2d6bd18e111044r-1000x248.png
poweruser2024-02-06 11:53:552024-09-10 10:14:52OrCAD Allegro Cross Probing - 零件與滑鼠屬標自動連結