Topology Workbench-如何縮短眼圖模擬時間
Version: Sigrity2023.1
方法1: 將Minimum # of Bits 數量調小至10000筆 ( 原設為100000筆 )，如下圖。
方法2: 取消勾選下圖紅色圈選的項目，通常此項目較少會Fail。
茂積股份有限公司 PCB事業部
優質服務
♦EDA tool solutions from system level, RTL, to GDSII, to manufacture, and to PCB
♦Software, middleware and silicon IP solutions, from multimedia and communication application to fundamental building libraries, memories and macros.
♦Integrated EDA and IP as the value up solutions through professional consulting and services.
